The influence of twin boundaries on the characteristics of single grain-silicon thin film transistors has been analyzed by three-dimensional simulation. The simulations show that the orientation and the location of a twin boundary could affect the field-effect mobility and the leakage current of a device. The field-effect mobility increases with the increase of the angle between the normal direction of the twin boundary and the channel direction. A single twin boundary in contact with the drain can lead to higher leakage current because electron-hole generation is greatly enhanced by the trap states in the twin boundary. © 2007 American Institute of Physics. ͓DOI: 10.1063/1.2769951͔ Thin film transistors have been widely used in flat panel displays. Excimer-laser crystallization of amorphous silicon films is a well-established method for producing large-grain polycrystalline-silicon thin film transistors ͑poly-Si TFTs͒ on glass substrates, which makes it possible to achieve the system-on-panel active matrix liquid crystal display.
Thin film transistors have been widely used in flat panel displays. Excimer-laser crystallization of amorphous silicon films is a well-established method for producing large-grain polycrystalline-silicon thin film transistors ͑poly-Si TFTs͒ on glass substrates, which makes it possible to achieve the system-on-panel active matrix liquid crystal display.
1 Poly-Si TFTs have much higher field-effect mobility, typically about 100 cm 2 / V s, compared to that of amorphous silicon TFTs. However, it is still much lower than that of metal-oxidesilicon transistors formed on bulk Si wafers. Recently, thanks to a technique referred to as micro-Czochralski or grain-filter process, [2] [3] [4] TFTs can be fabricated on a location controlled silicon single grain. Much higher mobilities ͑400 cm 2 /V s͒ than that of standard laser-crystallized poly-Si TFT are obtained in such single grain TFT ͑SG-TFT͒. However, device to device nonuniformities are sometimes observed and attributed to the presence of twin boundaries, 5, 6 which is very similar to the case found in poly-Si devices with big grain size. 7, 8 The effect of twin boundaries on the performance of TFT has been well recognized and several one-or twodimensional analytical models have been developed for studying this effect. 9 However, to characterize the effect of a twin boundary with an arbitrary orientation, threedimensional ͑3-D͒ simulation is an essential technique. In this letter, we will report the 3D simulation of SG-TFTs and investigate the effect of a twin boundary in the devices, including its influence on field-effect mobility and off current.
Integrated systems engineering ͑ISE͒ commercial package Version 9.0 has been used for the 3D simulation. The geometry of the device, doping density, and mesh for the simulation are generated by 3D device editor DEVISE and the electric behavior of the device is simulated by DESSIS. In the simulation, there are three governing equations for charge transport in semiconductor devices that are the Poisson equation and the two electron and hole continuity equations. The Poisson equation is stated as
where N D+ and N A− are the number of ionized donors and acceptors, respectively, n and p are the electron and hole density, and is the electrical permittivity. The electron and hole continuity equations are written as follows:
where R is the net electron-hole recombination rate and J n and J p are the electron and hole current density. In high electric field, free carriers gain very high energy. Thus their temperature is not equal to the lattice temperature. In order to account for hot carrier effect, the hydrodynamic model has been adopted in the simulation. 10 In this model, the current densities are defined as follows:
where E C and E V are the conduction and valence band energies, respectively, and T n and T p are the temperature of electrons and holes, respectively. m e and m h are effective masses of electrons and holes. f n td and f p td are parameters for electrons and holes. Figure 1͑a͒ shows a n-channel SG-TFT structure used in the simulation. The thickness of gate oxide is 100 nm and the gate size is W / L =2 m/2 m. The active thickness of Si film is 250 nm, which is similar to that of the real devices reported before. 4 In the cross-sectional view, as shown in Fig. 1͑b͒ a circular hornlike hole named grain filter has a diameter of 100 nm at the bottom. The geometric size of the single grain Si in the device is very similar to the real device reported by Ishihara et al. 4 In the simulation, the trap state density and the capture cross section need to be set with reasonable values. We model the twin boundary as a planar defect with a density of gap states. 11 Four exponential distributions of the density of states ͑DOS͒ have been used as indicated in the following equation:
where the subscripts a and d refer to acceptorlike and donorlike states, respectively, and the subscripts t and d refer to tail and deep states, respectively. Figure 1͑c͒ shows the DOS in the twin boundary we used for the simulation, which was generated with the data below: It has been reported that the orientation of twin boundary had pronounced influence on the field-effect mobility in SG-TFTs. 5, 6 To show this effect, we have simulated five n-channel devices with the same geometry and with a single twin boundary in the channel, which is perpendicular to the silicon/gate oxide interface. The devices differ in the angle between the orientation of the twin boundary and the channel direction, which is chosen at five values: 0°͑orthogonal to channel direction͒, 30°, 45°, 60°, and 90°͑parallel to channel͒.
The channel surface potential for the devices with a twin boundary has been observed at different V GS and V DS . There is a potential barrier associated with the twin boundary with a height of ϳ0.17 eV for V GS = 10 V and V DS = 0.1 V, which is much bigger than kT at room temperature Tϭ300 K, where k is the Boltzmann constant. So the current across the barrier is limited by thermionic emission. As shown in Fig. 2 and Table I , we find that the effective electron mobility increases for increasing angle between the orientation of the twin boundary and the channel direction, which is consistent with the experiment results reported by Ishihara et al. 5, 6 A similar effect has been reported for poly-Si TFTs with large grains by Jung et al. 8 They found that changing the orientations of grain boundaries can induce a variation of field-effect mobilities of more than a factor of 2, which is comparable with our simulation results.
Another important TFT parameter we want to simulate is the off current. We have found that some SG-TFTs show asymmetrical off current when source and drain are exchanged. As shown in Fig. 3͑a͒ , on current shows little change when swapping source and drain, whereas the off current shows a change of one order of magnitude. This phenomenon is not present in small-grain poly-Si TFTs.
We assume that this effect is presumably due to twin boundaries in the channel. A 3D device with a twin boundary in contact with the drain or the source was designed for simulation, as shown in the inset of Fig. 3͑b͒ . The geometric size of this device is identical to the device of Fig. 1 . The planar density of trap states and their capture cross in the twin boundary are assumed to be the value given by Eqs. ͑6͒ and ͑7͒. Then the transfer characteristics of the device are simulated before and after the source/drain swapping. As shown in Fig. 3͑b͒ , the off current is much higher if the twin boundary is in contact with the drain. This effect can be easily understood considering that the the off current is controlled by carrier generation near the drain. 12 It is worth pointing out that even if only the edge of a planar trap distribution is in contact with the drain, this yields a remarkable increase of the off current, an effect that can only be accurately simulated in 3D.
In the simulation, we have changed the density of trap states in the grain boundary. Since the main contribution of the electron-hole generation comes from the midgap states, as shown in Table II , N at and N dt are kept constant, while N ad and N dd are changed for two orders of magnitude. So the relative change of midgap states is big, while tail states ͑the trap states near the conduction band and valence band͒ have little change. As shown in Fig. 3͑b͒ , the off current changes for two orders of magnitude when the twin boundary is in contact with the drain, while there is no obvious change in the transfer characteristics when the twin boundary is in contact with the source. We can find that there is little enhancement in off current by the twin boundary in contact with the drain when the density of trap states in the twin boundary is small ͑curve 3͒.
The effect of capture cross section on the off current has also been simulated in the same device. The density of trap states in the twin boundary is given by Eqs. ͑6͒ and ͑7͒. However, the capture cross sections were changed for three orders of magnitude, as shown in Table III . The corresponding off current, as shown in Fig. 3͑c͒ , changes for two orders of magnitude when the twin boundary is in contact with the drain, while there is no change when the boundary is near the source. Therefore, density of states in the midgap and the capture cross section of these traps are important for the off current, which is consistent with the theory for off current reported before. 12 In conclusion, the 3D simulation indicates that an asymmetry in the off current for source-drain swapping will result if a twin boundary is in contact with the drain but not with the source. Table II . Inset: A SG-TFT without the metal gate and the gate oxide, in which a twin boundary in the channel is in contact with the drain. ͑c͒ Simulation of the transfer characteristics of SG-TFT devices with a twin boundary in contact with the drain ͑curves 1-3͒or the source ͑curve 4͒. V DS = 0.1 V. Curves 1-3 correspond to different capture cross sections of trap states in the twin boundary, as shown in Table III. 
